Bridging the p-type gap in oxide electronics with 2D semiconductors
Abstract
Monolithic three-dimensional (3D) integration-collocating logic and memory in the back-end-of-line (BEOL)-offers higher bandwidth, lower latency, and improved energy efficiency for AI, cloud, and edge systems. Pairing two-dimensional p-type semiconductors with oxide n-channel transistors establishes a practical basis for complementary BEOL CMOS. This Review assesses manufacturing-aligned pathways to high-performance 2D p-channel transistors, covering transfer-free low-temperature growth, clean van der Waals contacts, gentle p-doping, and mitigation of crystallization, volatility, and interdiffusion. Recent gain-cell and vertical complementary field-effect transistor (CFET) demonstrations are examined, and a pragmatic outlook for BEOL p-type 2D semiconductors is outlined toward manufacturable, dense, low-power monolithic 3D chips.
Read the paper
Related studies
- A Survey on Knowledge Graphs: Representation, Acquisition, and Applications
- Toxicity of nanomaterials
- The Human Gene Mutation Database: towards a comprehensive repository of inherited mutation data for medical research, genetic diagnosis and next-generation sequencing studies
- Halogen bonding (X‐bonding): A biological perspective
- Biofilm formation at the air–liquid interface by the Pseudomonas fluorescens SBW25 wrinkly spreader requires an acetylated form of cellulose
- Opioid Activation of Toll-Like Receptor 4 Contributes to Drug Reinforcement
Go deeper in Evidence Hub
Evidence Hub adds a study data sheet (design, sample size, evidence level, key numbers), an AI summary and a chat grounded in the paper's text.